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Abstract
CPU utilization control has recently been demonstrated
to be an effective way of meeting end-to-end deadlines for
distributed real-time systems runningin unpredictableenvi-
ronments. However, current research on utilization control
focuses exclusively on task rate adaptation, which cannot
effectively handle rate saturation and discrete task rates.
Since the CPU utilization contributed by a real-time peri-
odic task is determined by both its rate and execution time,
CPU frequency scaling can be used to adapt task execution
times for power-efﬁcient utilization control. In this paper,
we present a two-layer coordinated CPU utilization control
architecture. The primary control loop uses frequency scal-
ing to locally control the CPU utilization of each processor,
while the secondary control loop adopts rate adaptation to
control the utilizations of all the processors at the cluster
level on a ﬁner timescale. Both the two control loops are
designed and coordinated based on well-established con-
trol theory for theoretically guaranteed control accuracy
andsystem stability. Empirical results on a physical testbed
demonstrate that our control solution outperforms a state-
of-the-art utilization control algorithm by having more ac-
curate control and less power consumption.
1 Introduction
Traditional approaches to handling end-to-end real-time
tasks, such as end-to-endscheduling [1] and distributed pri-
ority ceiling [2], rely on schedulability analysis, which re-
quires a priori knowledge of the tasks’ Worst-Case Exe-
cution Times (WCET). While such open-loop approaches
work effectively in the closed execution environments of
traditional real-time systems, they may violate the de-
sired timing constraints or severely underutilize the system
when task execution times are highly unpredictable. In re-
cent years, a new category of real-time applications called
Distributed Real-time Embedded (DRE) systems has been
rapidly growing. DRE systems commonly execute in open
andunpredictableenvironmentsinwhichworkloadsareun-
knownand may vary signiﬁcantly at runtime. Such systems
include data-driven systems whose execution is heavily in-
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ﬂuenced by volatile environments. For example, task exe-
cution times in vision-based feedback control systems de-
pend on the content of live camera images of changing en-
vironments[3]. DRE systems call for a paradigmshift from
classical real-timecomputingthat relies on accuratecharac-
terization of workloads and platform.
Recently, feedback control techniques have shown a lot
of promise in providing real-time guarantees for DRE sys-
tems by adapting to workload variations based on dynamic
feedback. In particular, feedback-based CPU utilization
control [4][5] has been demonstrated to be an effective way
of meeting the end-to-end deadlines for soft DRE systems.
The primary goal of utilization control is to enforce appro-
priate schedulableutilization bounds (e.g., the Liu and Lay-
landboundforRMS)onalltheprocessorsina DREsystem,
despite signiﬁcant uncertaintiesin system workloads. In the
meantime, it tries to maximizethe system utility by control-
ling CPU utilizations to stay slightly below their schedu-
lable bounds so that the processors can be utilized to the
maximum degree. Utilization control can also enhance sys-
tem survivability by providing overload protection against
workload ﬂuctuation [6].
However, previous research on CPU utilization control
exclusively relies on task rate adaptation by assuming that
taskratescanbecontinuouslytunedwithinspeciﬁedranges.
While rate adaptation is an effective actuator for some DRE
systems, it has several limitations. First, it is often infeasi-
ble to achieve desired utilization set points by rate adapta-
tion alone [7]. For example, many DRE systems are con-
ﬁgured based on tasks’ WCETs. Consequently, even when
all the tasks are running at their highest rates, CPU utiliza-
tions are still way below the desired set points, resulting
in severely underutilized systems and excessive power con-
sumption. In that case, CPU frequency scaling can be used
for power savings while keeping the utilizations slightly be-
low the schedulable bounds. Second, many tasks in DRE
systems only support a few discrete rates. While opti-
mization strategies [8][9] are developed to handle discrete
task rates, they rely on the common assumption that task
WCETsareknownaprioriandaccurate,whichmakesthem
less applicable to DRE systems running in unpredictable
environments. Third, the model of task rate in many ap-
plications could be complex and vary at runtime based on
application evolution [10][11]. As a result, the estimated
task rate ranges are often inaccurate and may change sig-
1niﬁcantly online, leading to unexpected rate saturation and
even deadline misses when utilizations are higher than the
schedulable bounds and can be lowered down only by rate
adaptation. Finally, some DRE systems may not allow rate
adaptation for any tasks but their CPU utilizations still need
to be controlled. Therefore, it is important to explore com-
plementary ways for effective CPU utilization control.
In this paper, we propose to use Dynamic Voltage and
Frequency Scaling (DVFS) jointly with rate adaptation for
utilization control. Since the CPU utilization contributed
by a real-time periodic task is determined by both its rate
and its execution time, CPU frequency scaling can be used
to adapt task execution time for power-efﬁcient utilization
control. The integration of DVFS in utilization control in-
troduces several new challenges. First, a centralized con-
troller for simultaneous rate adaptation and DVFS would
havea Multi-Input-Multi-Output(MIMO)nonlinearmodel.
Therefore,multiple linear control loops are more preferable
for acceptable runtime overhead. Second, different control
loops need to be carefully designed to coordinate together
for the desired control functions. Finally, the control accu-
racy and global system stability of the coordinated control
solution must be analytically assured.
This paperpresents a two-layercoordinatedCPU utiliza-
tion control architecture. The primary control loop uses
DVFS to locally control the CPU utilization of each pro-
cessor. In the meantime, the secondary control loop adopts
rate adaptation to control the utilizations of all the proces-
sors at the cluster level on a ﬁner timescale. Speciﬁcally,
the contributions of this paper are four-fold:
• We derivean analytical model that captures the system
dynamics of the new CPU utilization control problem.
• We designa two-layercoordinatedcontrolarchitecture
and conduct detailed coordination analysis.
• We implement our control architecture in an open-
source real-time middleware system.
• We present empirical results to demonstrate that our
control solution outperforms a state-of-the-art utiliza-
tion controller that relies solely on rate adaptation.
The rest of this paper is organized as follows. We for-
mulate the new CPU utilization control problem in Section
2. Section 3 presents the system model and control archi-
tecture. Section 4 brieﬂy introducesthe rate adaptationloop
while Section 5 provides the detailed design and analysis of
theCPU frequencyscalingloop. Section6discussestheim-
plementation of the control architecture in a real-time mid-
dleware system. Section 7 presents our empirical results on
a physical testbed. Section 8 reviews the related work. Fi-
nally, Section 9 summarizes the paper.
2 Problem Formulation
In this section, we formulate the new CPU utilization
control problem for DRE systems.
2.1 Task Model
We adoptan end-to-endtask model[12] implementedby
many DRE applications. A system is comprised of m pe-
riodic tasks {Ti|1 ≤ i ≤ m} executing on n processors
{Pi|1 ≤ i ≤ n}. Task Ti is composed of a set of subtasks
{Tij|1 ≤ j ≤ ni} which may be located on different pro-
cessors. A processor may host one or more subtasks of a
task. The release of subtasks is subject to precedence con-
straints, i.e.,subtaskTij(1 < j ≤ ni)cannotbereleasedfor
execution until its predecessor subtask Tij−1 is completed.
All the subtasks of a task share the same rate. The rate of
a task (and all its subtasks) can be adjusted by changing
the rate of its ﬁrst subtask. If a non-greedy synchroniza-
tion protocol (e.g., release guard [1]) is used to enforce the
precedence constraints, every subtask are released periodi-
cally without jitter.
In our task model, each task Ti has a soft end-to-end
deadline related to its period. In an end-to-end scheduling
approach [1], the deadline of an end-to-end task is divided
into subdeadlines of its subtasks. Hence the problem of
meeting the end-to-end deadline can be transformed to the
problemofmeetingthe subdeadlineofeach subtask. A well
known approach for meeting the subdeadlines on a proces-
sor is to ensure its utilization remains below its schedulable
utilization bound [12].
Our task model has three important properties. First,
while each subtask Tij has an estimated execution time cij
available at design time, its actual execution time may be
differentfromits estimation and vary at run-timedue to two
reasons: CPU frequency scaling or workload uncertainties.
Modeling such uncertainties is important to DRE systems
operating in unpredictable environments. Second, the rate
of a task Ti may be dynamically adjusted within a range
[Rmin,i,Rmax,i]. This assumption is based on the fact that
thetask rates inmanyapplications(e.g.,digitalcontrol[13],
sensorupdate, andmultimedia[14]) can be dynamicallyad-
justed without causing system failure. The rate ranges are
determined by the applications (e.g., the limited sampling
frequency of a sensor) and are not necessarily accurate. A
task running at a higher rate contributes a higher value to
the application at the cost of higher utilizations. Please note
that our solution does not rely on continuous task rates. For
a task with only discrete rates, its continuous rate value will
be truncated to the highest discrete rate supported by the
task that is below the continuous value. The utilization dif-
ference resulted from the truncationcan be compensated by
CPU frequency scaling. Third, the CPU frequency of each
processor Pi may be dynamically adjusted within a range
[Fmin,i,Fmax,i]. This assumption is based on the fact that
manytoday’s processorsare DVFS-enabled. For processors
that do not supportDVFS, clock modulationcan be used in-
stead to change CPU frequency [15]. The frequency ranges
are assumed to be continuous because a continuous value
can be approximated by a series of discrete frequency lev-
els supported by a processor, as we explain in Section 6.
22.2 Problem Formulation
Utilization control can be formulated as a dynamic con-
strained optimization problem. We ﬁrst introduce some no-
tation. Ts, the control period, is selected so that multiple
instances of each task may be released during a control pe-
riod. ui(k) is the CPU utilization of processor Pi in the kth
control period, i.e., the fraction of time that Pi is not idle
during time interval [(k − 1)Ts,kTs). Bi is the desired uti-
lization set point on Pi. rj(k) is the invocation rate of task
Tj in the (k+1)th control period. fi(k) is the relative CPU
frequency (i.e., CPU frequency relative to the highest level
Fmax,i) of processor Pi in the (k + 1)th control period.
Given a utilization set-point vector, B = [B1 ...Bn]T,
rate constraints [Rmin,j,Rmax,j] for each task Tj, and fre-
quency constraints [Fmin,i,Fmax,i] for each processor Pi,
the control goal at kth sampling point (time kTs) is to dy-
namically choose task rates {rj(k)|1 ≤ j ≤ m} and CPU
frequencies {fi(k)|1 ≤ i ≤ n} to minimize the difference
between Bi and ui(k) for all the processors:
min
{rj(k)|1≤j≤m,fi(k)|1≤i≤n}
n X
i=1
(Bi − ui(k + 1))
2 (1)
subject to constraints
Rmin,j ≤ rj(k) ≤ Rmax,j (1 ≤ j ≤ m) (2)
Fmin,i ≤ fi(k) ≤ Fmax,i (1 ≤ i ≤ n) (3)
The rate constraints ensure all tasks remain within their
acceptable rate ranges. The frequency constraints ensure
all CPU frequencies remain within their acceptable ranges.
The optimization formulation minimizes the difference be-
tween the utilization of each processor and its correspond-
ing set point, by manipulating the rate of every task and
the frequency of every processor within their constraints.
The design goal is to ensure that all processors quickly con-
verge to their utilization set points after a workload varia-
tion, whenever it is feasible under the constraints. There-
fore, to guarantee end-to-end deadlines, a user only needs
to specify the set point of each processor to be a value be-
low its schedulable utilization bound. Utilization control
algorithms can be used to meet all the end-to-end deadlines
by enforcing the set points of all the processors in a DRE
system, when feasible under the constraints1.
3 End-to-End Utilization Control
In this section, we model the end-to-end utilization con-
trol problem and present our two-layer control architecture.
3.1 System Modeling
Following a control-theoreticmethodology,we establish
adynamicmodelthatcharacterizestherelationshipbetween
1Asystem mustapply admission control when its load exceeds the limit
that can be handled within the rate and frequency constraints.
the controlled variable u(k) and the manipulated variables
r(k) and f(k). We ﬁrst model the utilization ui(k) of one
processor Pi. As observed in previous research [16][17],
the execution times of tasks on Pi can be approximately
estimated to be a linear function of Pi’s relative CPU fre-
quency2. Therefore, the estimated execution time of task
Tjl in the kth control period can be modeled as cjl/fi(k).
The estimated CPU utilization of processor Pi can be mod-
eled as:
bi(k) =
P
Tjl∈Si cjlrj(k)
fi(k)
(4)
where Si is the set of subtasks located at processor Pi.
Example: Consider a system with two processors and
three tasks. T1 has only one subtask T11 on processor P1.
T2 has two subtasks T21 and T22 on processors P1 and P2,
respectively. T3 has one subtask T31 allocated to processors
P2. The estimated utilizations of P1 and P2 are:
b1(k) =
c11r1(k) + c21r2(k)
f1(k)
b2(k) =
c22r2(k) + c31r3(k)
f2(k)
Note that the utilizations of P1 and P2 are coupled be-
cause the task rate of T2, i.e., r2(k), affects the utilizations
of both P1 and P2. We then deﬁne the estimated utilization
change of Pi, ∆bi(k), as:
∆bi(k) =
P
Tjl∈Si cjlrj(k)
fi(k)
−
P
Tjl∈Si cjlrj(k − 1)
fi(k − 1)
(5)
Note that ∆bi(k) is based on the estimated execution
time cjl. Since the actual execution times may be differ-
ent from their estimation due to workload variations, we
model the actual utilization of Pi, ui(k), as the following
difference equation.
ui(k + 1) = ui(k) + gi∆bi(k) (6)
wheretheutilizationgaingi representstheratiobetweenthe
change to the actual utilization and its estimation ∆bi(k).
For example,gi = 2 means that the actual changeto utiliza-
tion is twice the estimated change. Note that the exact value
of gi is unknown at design time due to the unpredictability
of subtasks’ execution times.
The system model (6) is nonlinear because of the deﬁni-
tion of ∆bi(k) in (5). Therefore, we need linearization to
simplify the controller design for acceptable runtime over-
head. There are two ways to linearize the system model.
First, we may assume that all the processors always run at
their highest CPU frequency and the utilizations are con-
trolled by rate adaptation only. As a result, fi(k) becomes
1 and the system model (6) becomes a linear model be-
tween ∆bi(k) and ∆rj(k) = rj(k) − rj(k − 1). Sec-
ond, we can assume that the utilizations are controlled by
2In general, the execution times of some tasks may include frequency-
independent parts that do not scale linearly with CPU frequency [18]. We
plan to model frequency-independent parts in our future work.
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Figure 1. Utilization control architecture.
frequency scaling only. As a result, ri(k) is a constant
and the model becomes a linear model between ∆bi(k) and
∆di(k) = 1/fi(k) − 1/fi(k − 1).
However,inasystemthatallowsbothrateadaptationand
frequencyscaling, relying solely on one adaptation strategy
may unnecessarily reduce the system’s adaptation capabil-
ity because both task rates and CPU frequencies can only
be adapted within limited ranges. Therefore, a novel con-
trol architecture needs to be designed for utilizing both rate
adaptation and frequency scaling to maximize the system’s
adaptation capability.
3.2 Control Architecture
In this paper, we propose a two-layer utilization control
architecture, as shown in Figure 1. To avoid having a non-
linear model, our control architecture features two coordi-
nated control loops running in different control periods.
First, the cluster-level rate adaptation loop dynamically
controls the utilizations of all the processors by adjusting
task rates within their allowed ranges. Because the rate
change of a task affects the utilizations of all the processors
where the task has subtasks, this loop is a MIMO control
loop, which works as follows: (1) the utilization monitor
on each processor Pi sends its utilization ui(k) in the last
control period to the Model Predictive Controller; (2) the
controller computes a new rate rj(k) for every task Tj and
sends the new rates to the rate modulators; and (3) the rate
modulators change the task rates accordingly. Please note
again that for a task with only discrete rates, the rate mod-
ulator will truncate its continuous rate value to the highest
discrete rate supported by the task that is below the contin-
uous value.
Second, on every processor Pi in the system, we have
a local controller that controls the utilization by scaling
the CPU frequency of the processor. The controller is a
Single-Input-Single-Output (SISO) controller because the
CPU frequency change of Pi only affects the utilization of
Pi. This loop works as follows: (1) the utilization moni-
tor on Pi sends its utilization ui(k) to the local controller;
(2) the controllercomputesa new CPU frequencyfi(k) and
sends it to the frequency modulator on Pi; and (3) the fre-
quency modulator changes the CPU frequency accordingly.
Clearly, without effective coordination, the two control
loops may conﬂict with each other because they are con-
trolling the same variable, i.e., CPU utilization. To achieve
the desired control function and system stability, one con-
trol loop, i.e., the primary loop, needs to be conﬁgured with
a control period that is longer than the settling time of the
other control loop, i.e., the secondary loop. As a result,
the secondary loop can always enter its steady state within
one control period of the primary control loop. The two
control loops are thus decoupled and can be designed inde-
pendently. The impact of the primaryloop on the secondary
loopcanbemodeledasvariationsinitssystemmodel,while
the impact of the secondaryloop on the primaryloop can be
treatedas system noise. As longas the two controlloopsare
stable individually, the whole system is stable.
In our design, we choose the task rate adaptation loop
as the secondary control loop for two reasons. First, the
secondary loop reacts faster to utilization variations. As a
result, the secondary loop has the priority to increase the
value of its manipulated variable(s) when the actual utiliza-
tion is lower than the set point, especially at the beginning
of a system run. We assume that a higher task rate con-
tributes a higher system value to the application and system
value is more important than power efﬁciency in our target
real-time applications. Second, the secondary loop must re-
main stable despite its model variation caused by the pri-
mary loop. The stability of the rate adaptation loop is less
sensitive based on our coordination analysis in 5.4.
In our control architecture, the rate adaptation loop tries
to achievethe desired CPU utilization set points while max-
imizing the task rates. When it is infeasible to control uti-
lizationsbyrateadaptationalone(e.g.,duetoratesaturation
ordiscretetaskrates), thefrequencyscalingloopcanhelpto
achieve the desired set points on a coarser timescale while
reducing the power consumption of the processors. Since
the core of each control loop is its controller, we introduce
thedesignandanalysisofthetwo controllersin thenexttwo
sections, respectively. The implementation details of other
components are provided in Section 6.
4 Task Rate Adaptation Loop
In this section, we brieﬂy introduce the system model
and design of the rate adaptation loop.
4.1 System Model
Based on the control architecture, we assume that the
relative CPU frequency fi(k) = 1 for all the processors.
Thecase whenfi(k)  = 1 is analyzedin Section 5.4. Hence,
the estimated utilization change ∆bi(k) in (5) becomes:
∆bi(k) =
X
Tjl∈Si
cjl∆rj(k) (7)
where ∆rj(k) = rj(k) − rj(k − 1).
4Based on (6), a DRE system with m tasks and n proces-
sors is described by the following MIMO dynamic model.
u(k) = u(k − 1) + G∆b(k − 1) (8)
where G is a diagonal matrix where gii = gi (1 ≤ i ≤ n)
and gij = 0 (i  = j). ∆b(k) is a vector including the
estimated utilization change (7) of each processor.
4.2 Controller Design
In this paper, we adopt the EUCON algorithm presented
in our previous work [4] for rate adaptation. EUCON fea-
tures a Model Predictive Controller (MPC) that optimizes
a cost function deﬁned over P control periods in the fu-
ture, called the prediction horizon. The control objective
is to select control inputs in the following M control pe-
riods, called control horizon, that minimize the following
cost function while satisfying the constraints.
V (k) =
PP
i=1  u(k + i|k) − ref(k + i|k) 2
+
PM−1
i=0  ∆r(k + i|k) − ∆r(k + i − 1|k) 2 (9)
where P is the prediction horizon, and M is the control
horizon. The ﬁrst term in the cost function represents the
tracking error, i.e., the difference between the utilization
vector u(k + i|k) and a reference trajectory ref(k + i|k)
deﬁnedin [4]. By minimizingthe trackingerror,the closed-
loop system will converge to the utilization set points if the
system is stable. The second term in the cost function rep-
resents the control penalty. This control problem is subject
to the rate constraints (2). The detailed design and analysis
of EUCON are available in [4].
Although the rate adaptation loop has been proved to be
stable in [4], in order for the coordinated control architec-
ture to be stable, the stability and settling time of the rate
adaptation loop need to be reexamined by considering the
impact from the frequency scaling loop. The detailed coor-
dination analysis is presented in Section 5.4.
5 CPU Frequency Scaling Loop
In this section, we ﬁrst model, design, and analyze the
CPU frequency scaling loop. We then analyze the coordi-
nation between the two control loops.
5.1 System Model
Based on our control architecture, the frequency scaling
loop can be designed separately from rate adaptation. As a
result, model (6) can be simpliﬁed by having ri(k) in (5) as
a constant ri. This decouples different processors because,
as discussed in Section 3.1, processors are coupled to each
other due to the fact that the rate change of a task may af-
fect the utilizations of all the processors where its subtasks
are located. The utilization of each processor can now be
modeled individually because the CPU frequency change
∆di(k) = 1/fi(k)−1/fi(k−1) only affects the execution
times of all the subtasks on Pi. Speciﬁcally, the model of
processor Pi is:
ui(k) = ui(k − 1) + gi∆di(k)
X
Tjl∈Si
cjlrj (10)
The model cannot be directly used to design controller
becausethesystemgaingi isusedtomodeltheuncertainties
in task execution times and thus unknown at design time.
Therefore, we design the controller based on an approxi-
mate system model, which is model (10) with gi = 1. In a
realsystemwherethetaskexecutiontimes aredifferentthan
their estimations, the actual value of gi may become differ-
ent than 1. As a result, the closed-loop system may behave
differently. However, in Section 5.3, we show that a system
controlled by the controller designed with gi = 1 can re-
main stable as long as the variation of gi is within a certain
range. This range is established using stability analysis of
the closed-loopsystem by consideringthe modelvariations.
5.2 Controller Design
Following standard control theory [19], we design a Pro-
portional (P) controller to achieve the desired control per-
formance such as stability and zero steady state error. We
choose to use a P controller instead of a more sophisticated
controller such as a PID (Proportional-Integral-Derivative)
controller because the actuator 1/fi(k) = ∆di(k) +
1/fi(k − 1) already includes an integrator such that zero
steady state error can be achieved without resorting to an I
(Integral) part. The D (Derivative) part is not used because
it may amplify the noise in utilization in unpredictable en-
vironments. The Z-domain form of our P controller is:
C(z) =
1
P
Tjl∈Si cjlrj
(11)
The transfer function of the closed-loop system con-
trolled by controller (11) is:
G(z) = z−1 (12)
It is easy to prove that the controlled system is stable
and has zero steady state errors when gi = 1. The detailed
proofs can be found in a standard control textbook [19] and
are skipped due to space limitations. The desired CPU fre-
quency in the kth control period is:
fi(k) =
fi(k − 1)
P
Tjl∈Si cjlrj
(Us − u(k))fi(k − 1) +
P
Tjl∈Si cjlrj
(13)
5.3 Control Analysis for Model Variation
In this subsection, we analyze the system stability when
the designed P controller is used on a system with gi  = 1.
A fundamental beneﬁt of the control-theoretic approach is
that it gives us theoretical conﬁdence for system stability,
even when the task execution times are signiﬁcantly differ-
ent from their estimations.
5The closed-loop transfer function for the real system is
G(z) =
gi
z − (1 − gi)
(14)
The closed-loop system pole in (14) is 1 − gi. In order
for the system to be stable, the pole must be within the unit
circle. Hence, the system will remain stable as long as 0 <
gi < 2. The result means that the actual utilization change
cannot be twice the estimated utilization change.
We now analyze the steady state error of the controlled
system when gi  = 1.
lim
z→1
(z − 1)U(z) = lim
z→1
￿
giz
z − (1 − gi)
Us
￿
= Us (15)
Equation (15) means that we are guaranteed to achieve the
desired CPU utilization as long as the system is stable.
5.4 Coordination Analysis
We now analyze the coordination needed for the two
control loops to work together with global stability. The
analysis here, as well as the control architecture design in
Section 3 and our empirical results, demonstrates the im-
portance of coordinating different control loops, which is a
major contribution of our paper.
First, we needtoensurethat thestability oftherate adap-
tation loop will not be affected when the frequency scaling
loop changes the CPU frequency and so fi(k)  = 1. Given
a speciﬁc task set, the stability condition of the rate adapta-
tion loop as a range of gi (i.e., the ratio between the actual
utilization change and the estimated change) can be estab-
lished by following the steps presented in [4]. For example,
the stability condition of the task set used in our experi-
ments is that the actual change cannot be 10 times the esti-
mated change. Accordingly,we must guaranteethat the rel-
ative CPU frequency of each processor is not smaller than
0.1 because the rate adaptation controller is designed with
the assumption of fi(k) = 1. This constraint must be en-
forced in the frequency scaling loop. One of the reasons
for us to choose the rate adaptation loop as the secondary
loop in our control architecture is that it has a larger sta-
bility range and thus is less sensitive to the impact of the
primary loop.
Second, we must guarantee that the frequency scaling
loop is also stable, i.e., 0 < gi < 2. Since the frequency
scaling loop is the primary loop of our two-layer control ar-
chitecture, the difference between the actual and estimated
utilization changes is mainly caused by the differences be-
tween the actual and estimated execution times. Therefore,
it is preferable to use pessimistic estimation on execution
times such that the controlled system can be guaranteed to
be stable and the system oscillation can also be reduced.
Please notethat using pessimistic estimated executiontimes
does not result in underutilization of the CPU as in sys-
tems that rely on traditional open-loop scheduling. This is
because our control architecture dynamically adjusts CPU
frequencies and tasks rates based on measured utilization
rather than the estimated execution times. The downside of
usingmorepessimistic estimationon executiontimes is that
it leads to a smaller system gain, which may cause slower
convergenceto the set points. However,since it is more im-
portant to guarantee system stability in a DRE system, it is
still preferable to overestimate task execution times.
Third, we need to analyze the settling time of the rate
adaptation loop in order to determine the control period of
the frequencyscaling loop. Since settling time has not been
analyzed in [4], we now outline the general process of an-
alyzing the settling time of the rate adaptation loop when
the actual utilization change is different from the estimated
change, i.e., gi  = 1. First, given a speciﬁc task set, we de-
rive the control inputs ∆r(k) that minimize the cost func-
tion (9) based on the system model (8) with gi = 1. The
control inputs represent the control decision based on the
estimated system model. Second, we derivethe closed-loop
system model by substituting the control inputs derived in
the ﬁrst step into the system model (8) where gi  = 1. The
analysis needs to consider a composite system consisting of
the dynamics of the original system and the controller. Fi-
nally, we calculate the dominant pole (i.e., the pole with the
largest magnitude) of the closed-loop system. According to
control theory, the dominant pole determines the system’s
transient response such as settling time.
Based on our analysis, the task set used in our exper-
iments has a settling time of 5 control periods under rate
adaptation. The detailed derivation is not included due to
space limitations. The control period of the rate adaptation
loopisselectedtobe2secondstoincludemultipleinstances
of each task, resulting in a settling time of 10 = 5 × 2 sec-
onds. Therefore,the control period of the frequencyscaling
loop is set to 20 seconds, which is much longer than the
settling time of the rate adaptation loop.
6 System Implementation
Our testbed includes 4 Linux servers, called RTES1 to
RTES4, to run the end-to-end real-time tasks and a desk-
top machine to run the MPC controller. The 4 servers are
equipped with 2.4GHz AMD Athlon 64 3800+ processors
with 1GB RAM and 512KB L2 Cache. The controller ma-
chine is a Dell OptiPlex GX520 with 3.00GHz Intel Pen-
tium D Processor and 1GB RAM. All the machines are
connected by a 100Mbps internal Ethernet switch. The 4
servers run openSUSE Linux 11 with kernel 2.6.25 while
the controller machine runs Windows XP.
We implement our control architecture in FC-ORB, an
open-source real-time Object Request Broker (ORB) mid-
dleware system [20]. FC-ORB supports end-to-end real-
time tasks based on the end-to-end scheduling framework
[12]. FC-ORB implements the release guardprotocol to en-
force the precedence constraints among subtasks.
Our experiments run a medium-sized workload that
comprises 12 end-to-end tasks (with a total of 25 sub-
tasks). The subtasks on each processor are scheduled by
the RMS algorithm [12]. Each task’s end-to-end deadline
6is di = ni/ri(k), where ni is the number of subtasks in
task Ti and ri(k) is the current rate of Ti. Each end-to-end
deadlineis evenlydividedintosubdeadlinesforits subtasks.
The resultant subdeadline of each subtask Tij equals its pe-
riod, 1/ri(k). The utilization set point of every processor
is set to its RMS schedulable utilization bound [12], i.e.,
Bi = ni(21/ni −1), where ni is the number of subtasks on
Pi. All (sub)tasks meet their (sub)deadlines if the desired
utilization on every processor is enforced.
We now introduce the implementation details of each
component in our two-layer control architecture.
Utilization Monitor: The utilization monitor uses the
/proc/stat ﬁle in Linux to estimate the CPU utilization in
each control period. The /proc/stat ﬁle records the number
of jifﬁes (usually 10ms in Linux) when the CPU is in user
mode,usermodewithlowpriority(nice),systemmode,and
when used by the idle task, since the system starts. At the
end of each control period, the utilization monitor reads the
counters, and estimates the CPU utilization as 1 minus the
number of jifﬁes used by the idle task in the last control
period and then divided by the total number of jifﬁes in the
same period.
MPC Controller: The controller is implemented as a
single-thread process running separately on the controller
machine. Each time its periodic timer ﬁres, the controller
sends utilization requests to all the 4 application servers.
The incoming replies are handled asynchronously so that
the controller can avoid being blocked by an overloaded
application server. After the controller collects the replies
from all the servers, it executes the control algorithm intro-
duced in Section 4.2 to calculate the new task rates. The
controller then sends the tasks’ new rates to the rate modu-
lators on the servers for enforcement. If a server does not
reply in an entire control period, its utilization is treated as
100%, as the controller assumes this server is overloaded
with its (sub)tasks and so cannot respond. The control pe-
riod of the rate adaptation loop is 2 seconds.
Rate Modulator: A Rate Modulator is located on each
processor. It receives the new rates from the controller and
then resets the timer interval of the ﬁrst subtask of each task
whose invocation rate needs to be changed.
Proportional Controller: The controller is imple-
mented as a process running on each of the 4 servers. With
a control period of 20 seconds, the controller periodically
reads the CPU utilization of the server, executes the con-
trol algorithm presented in Section 5.2 to compute the de-
sired CPU frequency, and sends the new frequency to the
frequency modulator on the server.
Frequency Modulator: We use AMD’s Cool’n’Quiet
technology to enforce the new CPU frequency. AMD
Athlon 64 3800+ microprocessor has 5 discrete CPU fre-
quency levels. To change CPU frequency, one needs to
install the cpufreq package and then use root privilege to
write the new frequency level into the system ﬁle /sys/de-
vices/system/cpu/cpu0/cpufreq/scaling setspeed. A routine
periodically checks this ﬁle and resets the CPU frequency
accordingly. The average overhead (i.e., transition latency)
to change frequency in AMD Athlon processors is about
100µs according to the AMD white paper report.
Since the new CPU frequencylevel periodicallyreceived
from the proportional controller could be any value that
is not exactly one of the ﬁve supported frequency levels.
Therefore, the modulator code must locally resolve the out-
putvalueof the controllerto a series ofsupportedfrequency
levels to approximatethe desired value. For example,to ap-
proximate 2.89GHz during a control period, the modulator
would output the sequence 2.67, 3, 3, 2.67, 3, 3, etc on a
smaller timescale. To do this, we implement a ﬁrst-order
delta-sigma modulator, which is commonly used in analog-
to-digital signal conversion. The detailed algorithm of the
ﬁrst-order delta-sigma modulator can be found in [15].
Power Monitor: The power consumptionof each server
is measured with a WattsUp Pro power meter by plugging
the server into the power meter, which is connected to a
standard 120V AC wall outlet. The WattsUp power meter
has an accuracyof ±1.5% of the measured value. To access
power data, the data port of each power meter is connected
to a serial port of the data collection machine. The power
meter samples the power data every second and then sends
the reading to the data collection program through a system
ﬁle /dev/ttyUSB0.
7 Empirical Results
In this section, we ﬁrst test the frequency scaling loop
alone. We then show that the frequency scaling loop can
effectivelycontrolutilizationswhenit is infeasiblefora rate
adaptation controller to do so. Finally, we demonstrate that
the coordinated control solution can maximize the system’s
adaptation capability for power-efﬁcient utilization control.
7.1 Frequency Scaling Loop
In this experiment,we disable the rate adaptationloop to
evaluate the performance of the frequency scaling loop on
server RTES1. As a common practice in real-time systems
that rely on open-loop scheduling algorithms, the workload
of RTES1 is conﬁgured with carefully tuned initial task
rates such that the server has an initial CPU utilization of
0.72, which is its RMS bound. As shown in Figure 2(a),
at time 600s, the execution times of all the tasks on RTES1
are suddenly increased by 8% to test the system’s capabil-
ity of handling workload ﬂuctuations. The increase makes
the CPU utilization of RTES1 jump to 0.78, which is higher
than the RMS bound and so may cause undesired deadline
misses. Figure 2(b) shows that the frequency scaling loop
responds to the utilization increase by dynamically increas-
ingthe CPU frequencyof the serverprocessorfrom2.0GHz
to 2.18GHz. As a result, the utilization returns back to the
set point quickly. In contrast, An open-loop system without
dynamic feedback would have its utilization stay above the
RMS bound. At time 1200s, the task execution times are
suddenly reduced back to their original values, resulting in
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Figure 2. CPU utilization control by frequency scaling under a workload increase from 600s to 1200s.
a utilization lower than the set point. The frequencyscaling
loop then responds by reducing the CPU frequency back to
2.0GHz for power savings.
To test the robustness of the controller, we conduct a set
of experiments with different utilization set points. Figure
3(a)plots the meansandthestandarddeviationsofRTES1’s
CPU utilization after the controller enters the steady state.
We can see that the frequency scaling loop can success-
fully achieve the desired utilization set points. Figure 3(b)
demonstrates that more power saving has been achieved
when we allow the system to have a utilization set point
closer to its RMS schedulable bound, i.e., 0.72. The maxi-
mum standard deviation for power is smaller than 1.5 W.
7.2 Frequency Scaling vs. EUCON
In this experiment, we show that frequency scaling can
be used to control CPU utilizations when rate adaptation
fails to do so in some cases. We compare the frequency
scaling loop with a baseline, a state-of-the-art control al-
gorithm called EUCON [4], which relies only on the rate
adaptation loop brieﬂy introduced in Section 4. Figure 4(a)
shows that EUCON fails to achieve the desired set points
(0.74 for RTES2 and 0.72 for the other three servers) be-
cause the task rates saturate at the upper boundaries of their
allowedranges. As a result, the system is underutilizedwith
unnecessarily high power consumption, as shown in Fig-
ure 5(a). We then test the frequency scaling loop using the
sameworkloadwiththerateadaptationloopdisabled. Inthe
experiment, to highlight the performance of the frequency
scaling loop, we ﬁrst let the system run in an open-loop
manner (with no controller activated). Therefore, the sys-
tem initially cannot achieve the desired CPU utilizations.
At time 400s, we activate the frequency scaling loop. Fig-
ure4(b)shows thattheCPU utilizationsquicklyconvergeto
their desired set points. As a result, all the servers achieve
power savings (as shown in Figure 5(b)) while still guaran-
teeing the end-to-end task schedulability.
7.3 Coordinated Utilization Control
Since both task rates and CPU frequencies can only be
adapted within allowed ranges, our coordinated control so-
lution is designed to combine them based on control theory
for maximizedadaptationcapability. In this experiment,we
run the same workload with all the tasks starting with lower
initial rates than those used in Section 7.2. As a result, Fig-
ure 6(a) shows that the utilizations controlled by the rate
adaptation loop start from values lower than those in Figure
4(a). Similar to Figure 4(a), the rate adaptation loop fails
to achieve the desired utilization set points (dashed lines in
the ﬁgure)because tasks are already runningat their highest
possible rates allowed by their ranges. In this case, the CPU
frequencies of the processors could be lowered for power
savings. We then examine the frequency scaling loop alone
by running the same experiment in Section 7.2 with lower
initial task rates. Figure 4(b) shows that the frequency scal-
ing loop fails to achieve the desired utilizations this time
because the tasks are running at lower rates. As a result,
even when the processors are already running at their low-
est CPUfrequencies,utilizationsstill cannotconvergetothe
desired set points. In this case, we could allow tasks to run
at higher rates to contribute a higher value to the system.
We now evaluate our coordinated control solution. To
highlight the performance of our solution, we ﬁrst run the
rate adaptationloop, which achieves the highest rates for all
the tasks, resulting in a high system value. At time 420s,
we activate the frequency scaling loop. Figure 7(a) shows
that the coordinated control solution successfully achieves
the desired utilization set points. In the meantime, Figure
7(b) demonstrates that servers RTES2, RTES3, RTES4 also
receive considerable power savings. Therefore, the coordi-
nated control solution can effectively control CPU utiliza-
tionsto the desiredset pointswhileachievingincreasedtask
rates and reduced power consumption.
8 Related Work
A survey of feedback performance control in computing
systems is presented in [21]. Many projects that applied
control theory to real-time scheduling and applications are
closely related to this paper. Steere et al. and Goel et al. de-
veloped feedback-based schedulers [22][23] that guarantee
desired progress rates for real-time applications. Abeni et
al. presented control analysis of a reservation-based feed-
back scheduler [24]. Lu et al. developed a middleware ser-
vice that adopts feedback control scheduling algorithms to
control CPU utilization and deadline miss ratio [6]. Feed-
backcontrolhasalso beenappliedtopowercontrol[25][15]
and digital control applications [26].
Various CPU utilization control algorithms (e.g.,
[6][27][28][20]) have been recently proposed to guaran-
tee real-time deadlines. For example, Lu et al. designed
constrained MIMO utilization control algorithm for multi-
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Figure 3. CPU utilization control by frequency scaling under different utilization set points.
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Figure 4. Comparison of control accuracy between EUCON and the frequency scaling loop.
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Figure 5. Comparison of power consumption between EUCON and the frequency scaling loop.
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Figure 6. Infeasible utilization control by rate adaptation or frequency scaling individually.
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Figure 7. CPU utilization control by the coordinated control solution from 420s.
9ple processors that are coupled due to end-to-end tasks [4].
Wang et al. proposed decentralized utilization control algo-
rithm for large-scale distributed real-time systems [5]. Yao
et al. developed an adaptive utilization control algorithm
[29]. However, all those algorithms assume that task rates
can only be continuously tuned. Hybrid control theory [9]
and optimization strategies [8] are adopted to handle dis-
crete task rates based on the assumption that task WCETs
are known a priori and accurate. In contrast to all the ex-
isting work that relies exclusively on rate adaptation, we
present a two-layer control architecture that uses both rate
adaptationandDVFS forpower-efﬁcientutilizationcontrol.
Many energy-efﬁcient real-time scheduling algorithms
have been proposed (e.g., [18][30][31][17][16][25]). Most
existing work relies on detailed knowledge (e.g., WCETs)
of workloads to minimize the energy consumption or tem-
perature, or maximize the system reward in an open-loop
manner. While they can effectively guarantee task schedu-
lability in closed environments without a feedback loop for
adaptations, they may not be directly applied to DRE sys-
tems whose workloads may vary signiﬁcantly at runtime.
In contrast, we use DVFS as a knob to dynamically react
to unpredictable workload variations instead of minimizing
the energy consumption of the entire DRE system.
9 Conclusions
In this paper, we have formulated a new CPU utilization
control problem based on both frequency scaling and rate
adaptation. Since a centralized controller for simultaneous
frequency scaling and rate adaptation would have a non-
linear system model, we designed a two-layer coordinated
CPU utilization control architecture. The primary control
loop uses frequency scaling to locally control the CPU uti-
lization of each processor, while the secondary control loop
adopts rate adaptation to control the utilizations of all the
processors in the system at the cluster level on a smaller
timescale. Both the two control loops are designed and co-
ordinatedbased on well-established control theory for theo-
retically guaranteedcontrolaccuracyandglobal system sta-
bility. Empirical results on a physical testbed demonstrate
that our control solution outperforms EUCON, a state-of-
the-art utilization control algorithm, by having increased
adaptation capability and less power consumption.
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